|
About the Xilinx 7-Series category
|
|
0
|
681
|
November 16, 2016
|
|
XEM7310MT GTP Ref Clock and Sys CLK Source
|
|
1
|
53
|
December 30, 2020
|
|
Initializing and Controlling the JP header pins with verilog [XEM7001/XEM7310]
|
|
0
|
69
|
December 4, 2020
|
|
MC1 and MC2 pin 1 location on XEM7310MT
|
|
3
|
179
|
October 18, 2020
|
|
XEM7305 MIG core
|
|
2
|
142
|
July 18, 2020
|
|
XEM7305 VCC_BATT pin
|
|
0
|
202
|
January 28, 2020
|
|
XEM7310 RAMTester
|
|
6
|
463
|
December 17, 2019
|
|
OK FrontPanel HDL to AXI Master
|
|
2
|
1640
|
June 6, 2019
|
|
XEM7360 USB3.0 and Microblaze
|
|
0
|
244
|
May 17, 2019
|
|
MIG simulation on XEM7310
|
|
0
|
427
|
March 14, 2019
|
|
XEM7305 DDR3 MIG BA0 wrong pin?
|
|
1
|
517
|
January 7, 2019
|
|
Running into "All Address/Control ports should be selected in a single bank. Address/Control selected Banks: 15. To bypass this error and proceed further for design generation" Error when generating DDR3 controller on XEM7310
|
|
0
|
286
|
January 17, 2019
|
|
Migrate from XEM6310 to 7310
|
|
1
|
595
|
August 30, 2018
|
|
DDR3 pins for XEM7350 Board
|
|
0
|
948
|
February 16, 2018
|
|
DDR3 controller: After Pin Selection with the xdc file ,the sys_clk_p/n doesn't have the option of W11/W12(CC_P/N).(xem7310 board)
|
|
1
|
1478
|
August 14, 2017
|
|
XEM7010-A50 ISE support?
|
|
11
|
1844
|
August 5, 2017
|
|
Trouble moving from ISE to Vivado
|
|
2
|
1462
|
July 4, 2017
|
|
OK HDL to Serial Peripheral
|
|
0
|
1169
|
February 13, 2017
|
|
Xem7350 ddr mig
|
|
0
|
1357
|
February 3, 2017
|
