|
About the Xilinx 7-Series category
|
|
0
|
1292
|
November 16, 2016
|
|
ConfigureFPGAFromFlash does not work
|
|
1
|
347
|
December 4, 2025
|
|
Couldn't get the "samples" to work on XEM7310-A75
|
|
2
|
102
|
June 13, 2025
|
|
Too many ddr3_cke pins in xem7360 xdc file?
|
|
0
|
30
|
December 26, 2024
|
|
Can I use sys_clk pin as ordinary IO?
|
|
0
|
54
|
December 24, 2024
|
|
XEM-7310 LVDS signal
|
|
0
|
60
|
October 4, 2024
|
|
XEM7010-A50 RAMTester Failing (Reading 0s)
|
|
0
|
49
|
August 1, 2024
|
|
Migrating from XEM6310 to XEM7310-A200
|
|
0
|
66
|
July 25, 2024
|
|
Using ISE14.7 with an XEM7310-A200
|
|
1
|
105
|
June 12, 2024
|
|
XEM7310 RAMTester
|
|
16
|
3469
|
April 22, 2024
|
|
XEM7310MT Program Configuration flash from JTAG
|
|
2
|
467
|
December 8, 2023
|
|
Can I program my OK board from Vivado
|
|
1
|
405
|
August 29, 2023
|
|
How to use internal 200MHZ clock pin on the opalkelly xem7360 FPGA board?
|
|
1
|
368
|
August 7, 2023
|
|
Is there a way to debug a project using Series-7 Opall Kelly? [DEBUG]
|
|
1
|
392
|
July 28, 2023
|
|
High speed IOs in XEM 7310 board?
|
|
5
|
553
|
July 25, 2023
|
|
1Ghz clock using XEM7001?
|
|
0
|
349
|
July 20, 2023
|
|
Host interface doesn't work. Could it be broken somehow?
|
|
2
|
453
|
January 27, 2023
|
|
Requesting Help A VIVADO Project Using XEM7310 Board_IO Pin always outputting 3.3V
|
|
3
|
695
|
January 19, 2023
|
|
XEM7310 not found by Vivado
|
|
2
|
720
|
January 12, 2023
|
|
XEM7310 Bank 13 I/O-Voltage Conflict
|
|
5
|
944
|
December 6, 2022
|
|
How to use the LVDS OSC frequency in 7310
|
|
0
|
502
|
August 7, 2022
|
|
XEM7310 - Wide Temperature Range
|
|
0
|
616
|
November 16, 2021
|
|
XEM7310MT GTP Ref Clock and Sys CLK Source
|
|
4
|
1485
|
September 23, 2021
|
|
XEM7310 blinking power light (I think I broke my FPGA)
|
|
1
|
548
|
August 29, 2021
|
|
FPGA device types for XEM7350 & XEM7360
|
|
1
|
647
|
August 26, 2021
|
|
ERROR: [Synth 8-6735] 7310 okCoreHarness
|
|
3
|
1134
|
May 19, 2021
|
|
Initializing and Controlling the JP header pins with verilog [XEM7001/XEM7310]
|
|
0
|
786
|
December 4, 2020
|
|
MC1 and MC2 pin 1 location on XEM7310MT
|
|
3
|
760
|
October 18, 2020
|
|
XEM7305 MIG core
|
|
2
|
929
|
July 18, 2020
|
|
XEM7305 VCC_BATT pin
|
|
0
|
772
|
January 28, 2020
|