|
Login Issues Fixed!
|
|
0
|
153
|
April 17, 2024
|
|
Need sample program for okFilePipe
|
|
0
|
261
|
January 30, 2024
|
|
How to configure sma connection with fpga pins for reading external ttl pulses
|
|
0
|
261
|
January 19, 2024
|
|
BRK8310 Breakout Board DMA transfer data integrity fails
|
|
0
|
258
|
January 17, 2024
|
|
FrontPanel 5.3.0 and Fedora Linux
|
|
3
|
384
|
December 24, 2023
|
|
Limited datarate for high speed data from sensor
|
|
0
|
252
|
December 19, 2023
|
|
Documentation is missing and XFP files do not work
|
|
0
|
306
|
December 8, 2023
|
|
XEM7310MT Program Configuration flash from JTAG
|
|
2
|
542
|
December 8, 2023
|
|
Clock problem while running all the 6 channels of XEM8320 board using LTC226x-14 bit ADC
|
|
0
|
253
|
December 8, 2023
|
|
Upgrade from 5.0.2 to 5.2.12
|
|
0
|
310
|
December 1, 2023
|
|
Vivado component board file for generic syzygy peripheral
|
|
0
|
280
|
November 13, 2023
|
|
How to increase the Pipe transfer rate on USB 3.0 for XEM8320
|
|
0
|
280
|
November 10, 2023
|
|
Complications in running all the three SYZYGY ports (A,B and C) together while attaching with XEM8320
|
|
1
|
339
|
November 9, 2023
|
|
STARTUPE3 AXI QUAD SPI sample work
|
|
0
|
537
|
October 31, 2023
|
|
Is there a known good BIT file I can get to bring up the XEM820?
|
|
3
|
361
|
October 24, 2023
|
|
Unable to use the FrontPanel Python API
|
|
1
|
547
|
October 21, 2023
|
|
Cannot find board xem7360 in vivado
|
|
0
|
289
|
October 16, 2023
|
|
Syzygy DNA for custom Pod
|
|
3
|
421
|
October 13, 2023
|
|
Help Probing LVDS25 Signals in XEM7350-K160T board
|
|
0
|
332
|
October 9, 2023
|
|
Synthesizing the DES code
|
|
1
|
407
|
September 22, 2023
|
|
okClks frequency - XEM8350
|
|
3
|
405
|
September 22, 2023
|
|
ECM1900+BRK1900 QSPF fiber
|
|
3
|
739
|
September 15, 2023
|
|
Front Panel / MATLAB interface missing functions
|
|
0
|
504
|
September 14, 2023
|
|
Can I program my OK board from Vivado
|
|
1
|
437
|
August 29, 2023
|
|
How I can download my bitflie into the flash, so that I don't need download into FPGA every time when it power on?
|
|
1
|
407
|
August 25, 2023
|
|
Setting ftdi layout_init in an OpenOCD configuration for the XEM8320
|
|
0
|
998
|
August 16, 2023
|
|
Is there a clksrc_div3byn for okCPLL22150?
|
|
0
|
284
|
August 8, 2023
|
|
I/O planning failed while interfacing PORT C or D of LTC226x with XEM8320 board
|
|
9
|
836
|
August 8, 2023
|
|
Is it recommended to add ferrite bead on a custom board when supplying VCCO with external voltage source?
|
|
1
|
560
|
August 7, 2023
|
|
How to use internal 200MHZ clock pin on the opalkelly xem7360 FPGA board?
|
|
1
|
385
|
August 7, 2023
|