|
Unable to use the FrontPanel Python API
|
|
1
|
467
|
October 21, 2023
|
|
Cannot find board xem7360 in vivado
|
|
0
|
263
|
October 16, 2023
|
|
Syzygy DNA for custom Pod
|
|
3
|
314
|
October 13, 2023
|
|
Help Probing LVDS25 Signals in XEM7350-K160T board
|
|
0
|
298
|
October 9, 2023
|
|
ConfigureFPGAFromFlash does not work
|
|
0
|
306
|
September 27, 2023
|
|
Synthesizing the DES code
|
|
1
|
335
|
September 22, 2023
|
|
okClks frequency - XEM8350
|
|
3
|
342
|
September 22, 2023
|
|
ECM1900+BRK1900 QSPF fiber
|
|
3
|
671
|
September 15, 2023
|
|
Front Panel / MATLAB interface missing functions
|
|
0
|
467
|
September 14, 2023
|
|
Can I program my OK board from Vivado
|
|
1
|
375
|
August 29, 2023
|
|
How I can download my bitflie into the flash, so that I don't need download into FPGA every time when it power on?
|
|
1
|
360
|
August 25, 2023
|
|
Setting ftdi layout_init in an OpenOCD configuration for the XEM8320
|
|
0
|
866
|
August 16, 2023
|
|
Is there a clksrc_div3byn for okCPLL22150?
|
|
0
|
269
|
August 8, 2023
|
|
I/O planning failed while interfacing PORT C or D of LTC226x with XEM8320 board
|
|
9
|
642
|
August 8, 2023
|
|
Is it recommended to add ferrite bead on a custom board when supplying VCCO with external voltage source?
|
|
1
|
516
|
August 7, 2023
|
|
How to use internal 200MHZ clock pin on the opalkelly xem7360 FPGA board?
|
|
1
|
349
|
August 7, 2023
|
|
PORT-C in XEM8320 is not giving the same waveform as PORT-A and PORT-B
|
|
1
|
455
|
August 4, 2023
|
|
FrontPanel Unsatisfied link error MacOS
|
|
1
|
450
|
August 3, 2023
|
|
Access via Docker
|
|
3
|
826
|
August 3, 2023
|
|
Is there a way to debug a project using Series-7 Opall Kelly? [DEBUG]
|
|
1
|
358
|
July 28, 2023
|
|
High speed IOs in XEM 7310 board?
|
|
5
|
489
|
July 25, 2023
|
|
Can clock capable IOs be used as regular IOs in XEM8310 board?
|
|
2
|
363
|
July 20, 2023
|
|
1Ghz clock using XEM7001?
|
|
0
|
340
|
July 20, 2023
|
|
Could you post the complete XDC file that will work with the XEM8320 and Xilinx Vivado 2023.1 PCIe design setup as your walk through requires
|
|
0
|
331
|
July 6, 2023
|
|
Real time data transmission through PORT-A and PORT-B of XEM8320 board at a time
|
|
1
|
325
|
July 5, 2023
|
|
Modifications needed in the program to collect data through PORT-A and PORT-B at a time of the board XEM8320
|
|
0
|
318
|
July 3, 2023
|
|
XEM7320 RAMTester
|
|
1
|
314
|
June 26, 2023
|
|
Using SZG-DAC-AD9116
|
|
1
|
402
|
June 14, 2023
|
|
DES Example For LabVIEW
|
|
14
|
620
|
June 12, 2023
|
|
XEM7320 with SYZYGY ADC
|
|
1
|
443
|
June 9, 2023
|