|
Shuttle LX1 (XEM6006) 12V to FMC
|
|
1
|
245
|
July 2, 2019
|
|
hi_muxsel specification
|
|
3
|
1737
|
April 24, 2019
|
|
XEM6001 not compatible with WebPack license?
|
|
4
|
1913
|
April 28, 2016
|
|
Failing okHostIN_grp timing constraint on xem6310
|
|
4
|
365
|
February 5, 2019
|
|
I want VCCAUX to be 2.5-volts with XEM6010-LX150
|
|
1
|
533
|
August 8, 2018
|
|
USB transfer breaks after some time
|
|
1
|
614
|
June 22, 2018
|
|
okTriggerIn single-cycle pulse guaranteed?
|
|
1
|
612
|
March 23, 2018
|
|
Problem with "first" example,
|
|
1
|
940
|
March 1, 2018
|
|
Piping in data to block RAM
|
|
2
|
918
|
January 23, 2018
|
|
FLASH FPGA configuration and data storage
|
|
20
|
3254
|
October 30, 2017
|
|
Write and read on ddr2 sdram for xem6010-lx45
|
|
2
|
1051
|
April 7, 2017
|
|
XEM6010-LX45 Problem with “Triplicated Data” Output from RAM FIFO
|
|
2
|
1470
|
September 16, 2016
|
|
BTPipeOut module for wrong version of Spartan-6 on XEM6001
|
|
2
|
1363
|
June 18, 2016
|
|
XEM6010 Powered Using External 3.3V Supply
|
|
1
|
1737
|
May 17, 2016
|
|
Multiple PipeOut - Piping Out of Order?
|
|
2
|
1670
|
June 26, 2015
|
|
Migrating from XEM3010 to XEM6010 - differential signal pair compatibility
|
|
3
|
1801
|
April 30, 2015
|
|
Timing Simulation w/ Frontpanel Stimulus
|
|
2
|
1627
|
April 7, 2015
|
|
Python 3.4 ImportError: DLL load failed
|
|
4
|
3274
|
April 4, 2015
|
|
SPI flash on XEM6001 for general storage
|
|
2
|
1582
|
February 12, 2015
|
|
Multiplexing inputs into ADC and reading the digitized outputs with XEM6010
|
|
4
|
1956
|
February 12, 2015
|
|
XEM6010 JP1, JP2 and JP3 discrepancy
|
|
2
|
2007
|
November 17, 2014
|
|
XEM6001 - okBTPipeOut buffering
|
|
7
|
2580
|
November 13, 2014
|
|
Is there a reset input from the board that is available to RTL?
|
|
2
|
1891
|
September 24, 2014
|
|
Clock frequency in Shuttle LX-1 FPGA
|
|
4
|
1910
|
September 8, 2014
|
|
Python 3.3 ImportError: DLL load Failed: The specifiied module could not be found
|
|
2
|
4692
|
July 18, 2014
|
|
Ubuntu 12.04 (32 bit) with FrontPanel 4.4.0
|
|
3
|
1679
|
July 16, 2014
|
|
Are EEPROM bits accessable from the FPGA?
|
|
6
|
1953
|
July 10, 2014
|
|
Typical USB Transfer Latency
|
|
4
|
1888
|
June 20, 2014
|
|
Matlab DLL call time
|
|
4
|
3486
|
April 23, 2014
|
|
A Question for MIG
|
|
2
|
1678
|
April 17, 2014
|
