Hi,
I ran into an error. [XSIM 43-3253] /imports/Vivado/okCoreHarness.v, line 14893. Verilog alias ports are not supported in mixed language simulation. I am using vivado 2019.2.
Can anyone please help me?
Thanks,
Zhaoyang
Hi,
I ran into an error. [XSIM 43-3253] /imports/Vivado/okCoreHarness.v, line 14893. Verilog alias ports are not supported in mixed language simulation. I am using vivado 2019.2.
Can anyone please help me?
Thanks,
Zhaoyang