I translated the verilog top module to VHDL for anyone that was having problems or just to save time. The controller is still in verilog. I am using Xilinx Webpack 9.2. I just used the same C++ executable as previous example to test it. It ran fine 100 passes no fails.
I 've been trying to run the vhdl test ram file, but when I open the file, there are only a bunch of characters (imposible to read). If someone knows how to open it, use it or can email it to me, I will highly appreciate his/her help.
I translated the verilog top module to VHDL for anyone that was having problems or just to save time. The controller is still in verilog. I am using Xilinx Webpack 9.2. I just used the same C++ executable as previous example to test it. It ran fine 100 passes no fails.
— End quote
Hi Phil126,
could you explain why your okWireIn instantiation has a ok2 port? All the examples I’ve seen use something like:
ep00 : okWireIn port map (ok1=>ok1, ep_addr=>x"00", ep_dataout=>ep00wire);