Watchdog reload

I would like to watchdog my fpga design, so that if a condition occurs the whole design gets reloaded. I have tried fiddling with the STARTUP_SPARTAN3E component, but the design doesn’t reload. What’s the easiest way to request a reload/restart from inside the HDL code?