I translated the verilog top module to VHDL for anyone that was having problems or just to save time. The controller is still in verilog. I am using Xilinx Webpack 9.2. I just used the same C++ executable as previous example to test it. It ran fine 100 passes no fails.
RAMTEST VHDL.zip (107.2 KB)