- Welcome!
- Maximum tested throughput?
- Beginner help with WebPack
- Linux drivers available?
- XEM3001 / FrontPanel Tutorial Available
- Plead for help
- Memory size question
- Starting with HDL
- Windows driver
- USB module for DSP
- XEM3001 questions
- Accessing from Virtual PC on a Mac
- XEM3001 Out of Stock
- FPGA to USB protocol
- XEM3001 Spartan 3 speed rating
- differential output
- New versions of XEM
- New XEM3001 have arrivede .
- Power availability
- Basic Register I/O to Module
- XEM3001 firmware
- FPGA become hot!
- Is the I2C master controller available?
- Compiling counters vhdl
- Problems downloading a configuration file
- Mechanical Drawing for the Module
- Problems with BufferedPipeOut
- future board design suggestions
- external RAM
- Xilinx ISE 7.1i and XEM3001.v2
- BufferedPipes In and Out
- Programming in Linux Fedora Core2
- programming XEM3001v2 with Borland C++
- About Linux Support...
- WriteToPipeIn() & UpdateWireIns()
- XEM3001v2 schematics
- Design for wifi and video broadcast
- Plea for halp
- Application question
- Use of REAL with VHDL
- ReadFromPipeOut XEMV1 firmware 1.5
- Use of provided DLL
- How to assign IO differential pair???
- Clock Rate for BufferedPipe*
- Bad reads from XEM module
- Reducing number of IOB
- Connecting XEM Board with PC parallel port
- using libusb (win32 port)
- 1.8V input possible
- Where to go from...?
- Can't get the "First" sample to synthesize
- Current (1.3.0) Driver Version?
- hi_busy signal
- Maximum data throughput
- okTrigoutFix XEM V1
- beginner question
- Transfer rates
- Pipe Timing
- error in doc ?
- Access the board from Win32 API?
- Visual Studio 6.0 lib for the new firmware
- Back to back, short transfers
- Extremely Large Real TIme Transfers
- Implementing additional buttons
- About the schematics?
- Xilinx Warnings when Building Pipetest
- Pipe Operation Questions
- Beginner-how to connect devices to XEM3001?
- USB problems
- Priority between Multiple ReadFromPipeOut
- Disconnecting the USB
- problem with downloading software
- problems w/ ISE 8.1i
- Enabling JTAG mode on startup
- XEM3001 version number
- Xilinx MicroBlaze CPU
- How works pipetest?
- oklibrary.vhd problems
- MicroBlaze
- Cy68013 Fx2?
- Has anyone else had this warning before?
- PipeIn/PipeOut fifo clocks
- Buffered PIPE
- ISE Project
- USB 2.0 Max Steady speed
- Chipscope
- MAX Current draw on 3.3VDD pins
- A strange problem with OSX, XEM, and ReadFromPipeOut
- Ssram
- ConfigureFPGA() return value?
- what'a the ETA on Microblaze???
- implementation using XFLOW, ISE 8.1i
- Python support on windows
- XEM3001 Driver Files
- Persistent programming
- tutorial 1- FPGA configuration failed
- Slave FIFO mode possible?
- XEM3001 FW not recognised
- New okHostInterface for FrontPanel 3.0
- Huge PipeTest perf with new FW !
- Strange problem with okWireOut and Xilinx optimization
- Problems with firmware v3.0
- SDRAM read-write problem!!!
- Sotware does not run on new XEM 3001.V2 boards
- Are 64 bit drivers available?
- XEM3001 V1 or V2?
- Where to find datasheets for the 3001?
- USB Packet Loss
- Trigger Out Question
- TriggerOut's trigger remain valid for too long?
- I/O Pin - Logical 1 and Logical 0
- okBTPipeOut
- XEM3001V1 configuration failed: Done did not go high
- adding configuration flash to XEM3001?
- Detect USB Connectivity?
- Changing I/O Standards
- Windows Vista Drivers
- WireIn/Out Frequency and FPGA Resource
- Timing Constraints
- PipeOut and FIFO
- Loss of "FrontPanel Support"
- Glitches on output, XEM3001v2
- I/O pin impedance